Teaching GuideTerm Polytechnic University Collage |
Grao en Enxeñaría Electrónica Industrial e Automática |
Subjects |
Sistemas Dixitais I |
Contents |
|
|
|
Identifying Data | 2015/16 | |||||||||||||
Subject | Sistemas Dixitais I | Code | 770G01026 | |||||||||||
Study programme |
|
|||||||||||||
Descriptors | Cycle | Period | Year | Type | Credits | |||||||||
Graduate | 2nd four-month period |
Third | Obligatoria | 6 | ||||||||||
|
Topic | Sub-topic |
Subject 1. Memories | Introduction. Memory types. Memory organization. Read Only Memories (ROM): Internal structure. Types. Control inputs and timming. Aplications. Random Access Memories (RAM):SRAM, DRAM. Internal structure. Timming. |
Subject 2. Introduction to Programmable Logic | Programmable circuits features. Steps of design. Aplications. |
Subject 3. PLD CoolRunner II architecture | Function Blocks. Macrocells. I/O Blocks. Timming model. |
Subject 4. Digital systems design with CPLDs. | Synthesis: Examples of macros codes. Synthesis Report. Options. Translate. Fit:Options. Timming report Secuencial systems design: Clock signals. Synchronous circuits design:counters, control circuits, asynchornous inputs, metaestability. Interface between synchronous systems and other circuits. Design of complex systems: Method and practical application. |
Subject 5. Architecture of the FPGAs of the family Spartan 3 E of Xilinx | Logic resources.CLB. Internal memories. Clock Circuits. Multipliers. E/S technologies. |
Subject 6. Synchronous design with FPGAs | Synchronous design methodology. |
Subject 7: Working with files | File declaration. Reading and writing files. Open and close files. Package std_logic_textio. Examples. |
Tema 8. Diseño de un controlador VGA | DA converter for VGA into the Nexys 2. Standard VGA. Controller design. |
Subject 8. Design of arithmetic systems with programmable logic | Adders. Subtracters. Multipliers. Dividers |
Subject 9. Techniques for improving the performance of syncronous systems. | Duplicating states. Pipelining. |
|